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Abstract—The problem of computing the Betweenness Cen-
trality (BC) is important in analyzing graphs in many practical
applications like social networks, biological networks, transporta-
tion networks, electrical circuits, etc. Since this problem is com-
putation intensive, researchers have been developing algorithms
using high performance computing resources like supercomput-
ers, clusters, and Graphics Processing Units (GPUs). Current
GPU algorithms for computing BC employ Brandes’ sequential
algorithm with different trade-offs for thread scheduling, data
structures, and atomic operations. In this paper, we study three
GPU algorithms for computing BC of unweighted, directed,
scale-free networks. We discuss and measure the trade-offs of
their design choices about balanced thread scheduling, atomic
operations, synchronizations and latency hiding. Our program
is written in NVIDIA CUDA C and was tested on an NVIDIA
Tesla M2050 GPU.
I. INTRODUCTION AND BACKGROUND
Betweenness centrality (BC) of a vertex in any network
is the fraction of all pairwise shortest paths in the network
that pass through that vertex. A vertex with high BC in a
network holds an influential position in communication within
the whole network. Therefore, BC of a vertex is an important
metric in various network analysis application, for example:
social network analysis, transportation network analysis, clus-
tering, etc.
Computing BC involves the computation of all pair shortest
paths (APSP) of the network. Suppose the network has n
vertices and m edges. Then, the time and space complexity of
the APSP problem, if done using Floyd-Warshall algorithm,
is O(n3). Thus it becomes impractical for large networks
where n is large. For directed graph, Dijkstra’s Single Source
Shortest Path (SSSP) algorithm, if run from every vertex, can
solve APSP in O(mn) time and O(n2) space. For unweighted
graphs, BFS can also do the same. The breakthrough came
in 2001 when Brandes [1] gave a faster sequential algo-
rithm which exploits a recurrence relation in accumulating
the shortest-path dependencies of all vertices. This algorithm
still runs in O(mn) time but in O(n +m) space. A natural
extension was to develop the parallel version of this algorithm
on various platforms: Cray MTA-2 and Cray XMT [2], IBM
Cyclops [3], etc. In [2], the authors showed that it is possible
to eliminate the use of critical region while accumulating
dependencies for vertices. In another vein, since computing
exact BC is computation heavy, algorithms for computing
approximate BC on high-performance platforms were also
proposed [4]. However, these were supercomputers and hence
not available to most researchers.
With the advent of GPU, massively parallel computing was
brought to the reach of many researchers and naturally many
graph algorithms, such as APSP, was implemented in GPU [5].
The first BC algorithm on GPU was implemented by Sriram
et al. [6]. They used adjacency lists to represent the graph,
and used one thread block for each source node and explored
all nodes at the BFS frontier (that is, vertices at the same
level) in parallel. Therefore this algorithm exploits parallelism
in two levels: high level and mid level. But the drawback of
this approach is that all neighbors of a vertex are explored
sequentially, which means threads responsible for high-degree
nodes takes more time than other threads. This causes load-
imbalance in the GPU and thus hurts the performance if the
graph has a power-law degree distribution (that is, scale-free
graph). Moreover, since threads in two different blocks cannot
communicate/synchronize, all auxiliary data structures had to
be copied to each thread block. This led to rapid increase in
global memory usage if the graph had a large number of nodes.
The next improvement came from Jia [7] who improved
upon this approach by exploiting neighborhood-level paral-
lelism. Namely, neighbors of a node were explored in parallel.
This was done by scheduling threads to each edge instead
of to each vertex. This was possible because this algorithm
used edge-list data structure as opposed to the adjacency-lists
data structure of Sriram’s algorithm. However, Jia’s algorithm
still used one thread block for each source vertex. Although
it led to duplication of several large data structures for each
thread block, the motivation was that if several thread blocks
were to work on the same source vertex, synchronizing and
communicating with threads across different blocks would be
impossible. Therefore, for both Jia’s and Sriram’s algorithms,
the number of threads that could be deployed for each source
vertex was limited due to platform constraints and limitation
of global memory. Nevertheless, Jia’s algorithm was found to
do better than Sriram’s algorithm on scale-free networks [7].
The BC algorithm by Shi et al. [8] improved upon Jia’s
algorithm by making the following observation. Namely, since
the data structures must reside in the global memory, there
are huge latency involved with each memory reference. They
attempted to hide this latency by scheduling a large number
of blocks for each source vertex (and thus a fixed number of
threads per thread block; this number can be smaller than the
maximum permissible threads per block). Whenever a thread
block was stalled on memory transaction, it could be replaced
by another block. Since different thread blocks were forced to
work on the same auxiliary data structures pertaining to a given
source vertex, it made sense to have only one copy of these
auxiliary data structures. Therefore the memory requirements
of this algorithm is smaller than Jia’s algorithm by a factor of
O(n), since Jia’s algorithm employs n blocks in total. This is
a significant achievement since the available global memory
on a GPU puts a hard limit on how large a graph can be
processed in that device. However, the downside is that in Shi’s
algorithm different phases in different thread blocks must be
synchronized by CPU, the cost which both Jia’s and Sriram’s
algorithm wanted to avoid. However, it was shown that Shi’s
algorithm achieves considerable speed over Jia’s algorithm [8]
for scale-free networks.
In this project, we implemented all three algorithms and
observed their performance on various synthetic scale free
networks. From these comparisons we drew conclusion on
the strength/weakness of specific design choices of these
algorithms.
II. PARALLEL PROGRAMMING AND METHODS
A. Algorithms
We implemented three BC algorithms: Shi’s algorithm, Jia’s
algorithm, and lastly Sriram’s algorithm. Summary of these
algorithms is already discussed in Section I. Detailed analysis
of the data structures used by these algorithms is presented in
Section II-D. In Sriram’s algorithm we used shared variables
in the BFS kernel to synchronize between different levels.
In Shi’s algorithm, we used shared memory for a boolean
flag variable inside the BFS kernel. Additionally, for Shi’s
algorithm, we had an additional experimental variable: the
number of threads to be scheduled at each thread block in
BFS kernel. (For Sriram’s and Jia’s algorithm, a thread block
always used the maximum number of threads allowed.) We
verified the correctness of our implementations by comparing
the computed BC with the result generated by NetworkX [9]
– a graph analysis tool written in Python – on the same input.
B. Hardware and Software
Our implementations were written in NVIDIA CUDA C
extension. The programs were tested on a high-performance
computing cluster, the Hornet cluster at the School of Engi-
neering of the University of Connecticut. The Hornet cluster
has 64 nodes, each node with 12 Intel Xeon X5650 Westmere
cores and 48 GB of RAM. For of these 64 nodes contain
GPUs, each node with eight NVIDIA Tesla M2050 GPUs.
Each of these GPUs has 3GB global memory, compute ca-
pability 2.0 (which includes floating point atomic operations),
448 thread processors, and maximum 1,024 threads per block
(in x-dimension). Our program used only one GPU since the
graph was stored entirely in the global memory. Effectively, at
most 2,688 MB global memory (out of 3 GB) was available
for the graph and all auxiliary data structures.
C. Input Graphs
We used NetworkX [9] to generate synthetic scale-free
directed graphs using Barabasi-Albert preferential-attachment
model. We generated graphs ranging from 500 nodes to
30,000 nodes and textitEdge-to-Node Ratio, or Edge Density
d =
m
n
, from 2 to 60. Here, n and m are the number of
vertices and edges, respectively. Note that if the preferential
attachment parameter is β (that is, each newly added node
has β undirected edges to β existing nodes), it follows that
m ≈ 2βn. (The 2 comes because each undirected edge is
replaced with 2 directed edges.)
D. Memory Usage
The size of the largest graph that could be processed by any
BC algorithm is restricted by the amount of available global
memory and the size of auxiliary data structures needed by that
algorithm. Therefore it is instructive to see how much memory
is needed to represent graphs of different size and density by
different algorithms. Every algorithm needs the following data
structures:
1) (Input) The graph itself, either in edge list format or in
adjacency lists format. In edge list format (adopted by
Shi’s and Jia’s algorithm), there are two arrays A and B.
For the ith directed edge (u, v), we have A[i] = u and
B[i] = v. Therefore, the size of the graph in edge list
format is 2m, where m is the number of edges in the
directed graph. Note that for undirected graphs, each
edge can be represented with two directed edges. On
the other hand, in adjacency lists format (adopted by
Sriram’s algorithm), there are two arrays P and Q where
P contains one entry for each vertex and Q contains one
entry for each edge. Therefore, the size of the graph in
adjacency lists format takes m+ n. Data type for these
data structures is integer.
2) (Output) An array of floating point numbers, one entry
per vertex, in total n entries.
3) (Auxiliary)
a) (Distance Array) An integer array of distances, one
entry per vertex, in total n entries.
b) (Shortest Path Array) An integer array for keeping
track of number of shortest paths through each
vertex. In total, it has n entires.
c) (Dependency Array) An array for accumulating
shortest path dependencies for each vertex. In total,
it has n floating-point entires.
d) (Predecessor Array) An array for keeping track
of which edge is used to reach each vertex in a
shortest path. This array contains n2 entries. The
data type, and hence the size, of this array depends
on implementation: in some cases it is integer and
in other cases it is boolean.
Below, we examine how much memory each algorithm will
need. Note that the size of an int is 4 bytes, the size of a
float is 4 bytes, and the size of a bool is 1 byte.
Jia’s algorithm: In Jia’s algorithm, one thread block
is used for doing BFS from each vertex, and hence the
auxiliary data structures are replicated for each thread block.
In total there are n concurrent thread blocks launched by the
kernel, requiring n replications of the auxiliary data structures.
Evidently this approach requires far more global memory
– by several orders of magnitude – than required by Shi’s
algorithm. However, Shi’s algorithm needs synchronization
between successive kernel launches which is avoided by Jia’s
algorithm by allocating per-block auxiliary data structures.
The predecessor array is implemented as n separate arrays,
one associated with each source vertex of BFS, each array
containing n integers (thus in total n2 boolean entries).
1) Input: Edge list, 2m× 4 = 8m bytes.
2) Output: n× 4 = 4n bytes.
3) Auxiliary: (n thread blocks combined)
a) Distance Array: n× n× 4 = 4n2 bytes.
b) Shortest Path Array: n× n× 4 = 4n2 bytes.
c) Dependency Array: n× n× 4 = 4n2 bytes.
d) Predecessor Array: n× n× 4 = 4n2 bytes.
Total: 16n2 + 8m+ 4n bytes.
Sriram’s algorithm: The memory footprint of Sriram’s
algorithm is of the same order as that of Jia’s algorithm
(data not shown). The difference between these two algorithms
(in terms of memory) is that Sriram’s algorithm implements
graph data structure as adjacency lists, whereas Jia’s algorithm
uses edge list. The auxiliary data structures used by Sriram’s
algorithm are the same as those of Jia’s algorithm, and like
Jia’s algorithm, it uses separate thread blocks for doing BFS
from each vertex.
1) Input: Adjacency lists, (m+ n)× 4 = 4m+ 4n bytes.
2) Output: n× 4 = 4n bytes.
3) Auxiliary: (n thread blocks combined)
a) Distance Array: n× n× 4 = 4n2 bytes.
b) Shortest Path Array: n× n× 4 = 4n2 bytes.
c) Dependency Array: n× n× 4 = 4n2 bytes.
d) Predecessor Array: n× n× 4 = 4n2 bytes.
Total: 16n2 + 8n+ 4m bytes.
Shi’s algorithm: In Shi’s algorithm, all data structures are
uniformly accessed by all alive thread blocks, and hence the
required global memory does not depend on the number of
thread blocks used in the algorithm. The predecessor array is
implemented as an n×n boolean array containing n2 entries.
1) Input: Edge list, 2m× 4 = 8m bytes.
2) Output: n× 4 = 4n bytes.
3) Auxiliary:
a) Distance Array: n× 4 = 4n bytes.
b) Shortest Path Array: n× 4 = 4n bytes.
c) Dependency Array: n× 4 = 4n bytes.
d) Predecessor Array: n2 × 1 = n2 bytes.
Total: n2 + 8m+ 16n bytes.
E. Timing
We ignored all CPU-level code (e.g., initialization, synchro-
nization, output generation, etc.) of the BC algorithms and
timed only the kernel execution using CUDA events.
III. RESULTS AND ANALYSIS
In this section we examine the memory usage, data struc-
tures, thread allocation, speedups, network size and density,
and atomic operations. Note that the problem of computing
BC, like many other graph-traversing problems, contains less
arithmetic computations and more irregular memory accesses.
This is why it is hard to optimize the memory reference
patterns by writing cache-exploiting code. Also note that
all timing data below are presented after averaging over 5
independent runs.
A. Jia’s and Sriram’s algorithms need high global memory
0 
5,000 
10,000 
15,000 
20,000 
25,000 
30,000 
35,000 
40,000 
45,000 
0
 
1
,0
0
0
 
2
,0
0
0
 
3
,0
0
0
 
4
,0
0
0
 
5
,0
0
0
 
6
,0
0
0
 
7
,0
0
0
 
8
,0
0
0
 
9
,0
0
0
 
1
0
,0
0
0
 
1
1
,0
0
0
 
1
2
,0
0
0
 
1
3
,0
0
0
 
1
4
,0
0
0
 
1
5
,0
0
0
 
1
6
,0
0
0
 
1
7
,0
0
0
 
1
8
,0
0
0
 
1
9
,0
0
0
 
2
0
,0
0
0
 
 M
e
m
o
ry
 (
M
B
) 
Number of Nodes  
Required Global Memory for Jia's Algorithm 
d=100 
d=60 
d=40 
d=20 
d=10 
d=4 
d=100 
d=60 
d=40 
d=20 
d=10 
d=4 
d=2 
Available Memory 
d = edge-to-node ratio 
Fig. 1. The required global memory for Jia’s algorithm as a function of the
number of nodes in the input graph. There are 7 plots associated with different
d values, where d =
m
n
is the edge-to-node ratio of the input graph. The
thick black horizontal line denotes the maximum available global memory for
Tesla M2050 GPU, which is 3 GB.
Note that the maximum global memory for a Tesla M2050
GPU is 3 GB. (In practice, we found 2.625 GB available.) Let
d =
m
n
be the edge-to-node ratio of a graph. Figure 1 shows
how fast the memory requirement of Jia’s algorithm grows
with the number of vertices in graphs with different densities
d. This growth is faster for dense graphs. For sparse graphs
with d = 2, the largest graph (in terms of number of nodes)
that can be processed by Jia’s algorithm given maximum
global memory of 3 GB is less than 15, 000 nodes. For denser
graphs, the feasible input size is significantly smaller. Memory
footprint of Sriram’s algorithm is of the same order as that
of Jia’s algorithm. This huge memory footprint is a major
drawback for both Jia’s and Sriram’s algorithms.
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Fig. 2. The required global memory for Shi’s algorithm as a function of the
number of nodes in the input graph. There are 7 plots associated with different
d values, where d =
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is the edge-to-node ratio of the input graph.
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Fig. 3. Effect of graph size (with fixed edge density d = 10) on the BC
algorithms. Number of nodes is plotted on the x-axis, and the speed-up of
algorithms over Shi’s algorithm is plotted on the y-axis.
Figure 2 shows the global memory usage of Shi’s algorithm.
By comparing Figure 2 to Figure 1, it can be observed that
Shi’s algorithm uses much smaller memory than Jia’s and
Sriram’s algorithms. For example, on an input graph with
20,000 vertices and 2,000,000 edges, Shi’s algorithm needs
397 MB memory whereas Jia’s algorithm needs more than 42
GB memory. Figure 2 also shows that in Shi’s algorithm, for
input graphs with a fixed number of vertices, there is only
small variation in memory requirement with respect to edge
density. In contrast, the same variation for Jia’s algorithm is
high (see Figure 1).
B. Shi’s algorithm improved as number of nodes increased
It was found that Jia’s algorithm was the fastest and Shi’s
algorithm was the slowest of the three BC algorithms. This fact
does not agree with the claim in [8] which showed that Shi’s
algorithm was 11%-19% faster than Jia’s algorithm for input
graphs with 10,000-50,000 nodes and different edge densities.
As discussed in Section II-D, we could not test Jia’s algorithm
on large input graphs due to global memory limitations, and
hence could not verify the claim in [8]. However, Figure 3
shows that for a fixed edge density, as the number of nodes
increased, the speed-up of the other two algorithms over Shi’s
algorithm decreased. A possible reason for Shi’s algorithm
not outperforming Jia’s algorithm can be the following: the
memory latency was not large enough so that scheduling large
number of blocks did not help Shi’s algorithm. Moreover,
the reason Shi’s algorithm improves with the increase in the
number of nodes is that both Sriram’s and Jia’s algorithm use
separate thread-blocks for each source node in BFS, whereas
the number of thread-blocks used by Shi’s algoirthm in BFS
does not increase so fast with the number of nodes in the input
graph (with fixed edge density).
C. In sparse graphs, Jia’s algorithm worked better than
Sriram’s algorithm
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Fig. 4. Effect of edge density d = #edges
#nodes
on the BC algorithms on a graph
with 5,000 nodes. Edge density is plotted on the x-axis, and the speed-up of
algorithms over Shi’s algorithm is plotted on the y-axis.
Figure 4 shows that Sriram’s algorithm did not do well in
sparse graphs (compared to Jia’s algorithm). The reason is
that it is more likely for Sriram’s BFS to encounter a load-
imbalanced BFS level (that is, a level containing two vertices
one of which has much larger degree than the other) in a
sparse network than in a dense network. However, since Jia’s
algorithm explores edges in BFS instead of vertices, there is no
such load-imbalance. As the input graph became more dense,
BFS levels with such imbalanced vertices also decreased, and
hence the performance disparity between Sriram’s and Jia’s
algorithm also decreased.
D. Shi’s algorithm improved for dense graphs
It can also be observed in Figure 4 that both Jia’s algorithm
and Sriram’s algorithm were faster than Shi’s algorithm. This
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Fig. 5. Effect of thread-block size on Shi’s algorithm. Number of threads per
block is plotted on the x-axis. The execution time (in milliseconds) is plotted
on the y-axis. The input graph has 5,000 nodes and 49,950 edges.
finding is on the contrary of what claimed in [8]. Again,
one possible reason is that the memory latency was not large
enough so that scheduling large number of blocks did not
help Shi’s algorithm. Additionally, it can also be observed
in Figure 4 that the speed-up of Jia’s algorithm over Shi’s
algorithm decreased as graphs became denser. The reason is,
E. For Shi’s algorithm, scheduling maximum possible threads
per block did not yield the best performance
In case of Shi’s algorithm, it was observed that scheduling
neither maximum (1024) nor minimum (32) number of threads
per block yielded the best performance. The best performance
of the algorithm usually came when a smaller number of
threads were scheduled per block. Figure 5 shows that for
an input graph with 5,000 vertices and 49,950 edges, the best
performance was achieved when 128 threads were scheduled
per block. This happened because scheduling too few threads
per block is a waste of compute capability, since GPU multi-
processors can have only a fixed number of active blocks at
any time. On the other had, whenever a thread stalls for global
memory reference, all other threads in that block have to wait.
This suggests that if there is possibility of many random, non-
cache memory references (as in the case of computing BC),
scheduling the maximum number of threads per block may
lead to under-utilization of resources.
F. Our implementation of Shi’s algorithm performed better
than the original implementation
As claimed in [8], Shi’s algorithm was at least 10% faster
than Jia’s algorithm on graphs with 10,000 – 50,000 vertices
and having edge density 10 ≤ d ≤ 50. However, we could not
reproduce this claim in our experiments; in our experiments,
Jia’s algorithm (and also Sriram’s algorithm) always performed
better than Shi’s algorithm. It should be noted that due to
global memory limitations, we could test Jia’s algorithm on
graphs with much fewer size and edge densities (see Figure 1).
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Fig. 6. Comparison between our implementation of Shi’s algorithm (both
with/without the bit-array predecessor matrix) against the original implemen-
tation on input graphs with fixed edge density d = 10. The x-axis shows
number of nodes. The primary y-axis (left) shows the execution time, and the
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without the bit-array predecessor matrix) over the original implementation.
Number of threads scheduled per block for BFS was 1,024 (maximum).
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Fig. 7. Comparison between our implementation of Shi’s algorithm (both
with/without the bit-array predecessor matrix) against the original implemen-
tation on input graphs with 10,000 vertices. The x-axis shows number of
nodes. The primary y-axis (left) shows the execution time, and the secondary
y-axis (right) shows the speed-up of our implementation (both with/without
the bit-array predecessor matrix) over the original implementation. Number
of threads scheduled per block for BFS was 1,024 (maximum).
However, a pattern can be observed in Figure 3 and Figure 4
that as input graphs became larger/more dense, the speed-up of
Jia’s algorithm over our implementation of Shi’s algorithm be-
came smaller. If this trend continues for larger/denser graphs,
at some point Shi’s algorithm will perform better than Jia’s
algorithm.
Due to this discrepancy in the performance of Shi’s al-
gorithm, we compared the original implementation of Shi’s
algorithm against our implementation. We downloaded the
source code mentioned in [8] and used the BC procedure from
our code. We call this the original Shi algorithm. Figure 6
and Figure 7 show that our implementation always performed
better than the original implementation, with speed-up ranging
from 6%-22%. Figure 6 shows that our implementation yielded
higher speed-up when the input graph became smaller. Like-
wise, Figure 7 shows that our implementation yielded higher
speed-up when the input graph became more dense.
Since the original implementation of Shi’s algorithm never
performed better than our own implementation, it follows that
the original Shi’s algorithm would not perform better than
Jia’s algorithm because Jia’s algorithm was always faster than
our Shi’s algorithm on the feasible input graphs within the
memory limitation (maximum 3 GB global memory, maximum
10,000 vertices, maximum edge density 20). Thus we could
not validate the claim of [8] (that Shi’s algorithm is superior
to Jia’s algorithm) within our memory limitations.
G. Code optimization yielded improvement over original im-
plementation of Shi’s algorithm
Two reasons why our implementation of Shi’s algorithm
performed better than the original implementation (see Sec-
tion III-F) are the following.
1) Code optimization Inside the BFS thread-block, there is
a boolean variable which marks whether there is another
level to explore. This memory location is referenced
from different threads from different blocks in parallel.In
the original implementation this variable was created in
the global memory whereas in our implementation it was
created in shared memory. This optimization reduced
many unnecessary global memory references. Figure 6
and Figure 7 show that our implementation with a bit-
array predecessor matrix was faster than the original
implementation. This proves that the optimization (using
shared memory flag variable as described above) indeed
improved the performance of Shi’s algorithm.
Moreover, since the fraction of BFS levels (with respect
to the total number of nodes) becomes higher as the
graph becomes more dense (assuming fixed number of
nodes), the performance gain from this optimization in
our implementation of Shi’s algorithm over the original
implementation will be more evident in graphs with
higher edge density. This phenomenon is evident in
Figure 7.
When the size of the input graph grows without changing
the edge density, individual neighborhoods (that is, sub-
graphs) still looks the same (in terms of degree distribu-
tion). Thus with increase in size (but fixed edge density),
the fraction of BFS levels (with respect to the number of
nodes in the graph) tends to decrease. Hence the fraction
of lookups/updates to the abovementioned flag variable
also decreases. This explains why in Figure 6 the speed-
up due to this code optimization decreased as the size
of the graph increased (from left to right).
2) Avoiding atomic operations Note that the predecessor
matrix of Shi’s algorithm (see Section II-D) contains
n2 boolean entries. In the original implementation, it
was implemented as a bit-array so that each entry was
represented by a single bit whereas in our implemen-
tation, it was implemented as a regular n × n boolean
array. The reason of using a bit-array in the original
implementation was to save memory: it reduced the size
of the predecessor matrix by a factor of 64. However, the
price to pay was that now every update to this bit-array
had to be atomic. Since atomic operations to the global
memory is costly, it led to performance degradation
of the original implementation compared to our imple-
mentation which uses slightly more memory but did
not need atomic operations to modify the predecessor
matrix. This is why in both Figure 6 and Figure 7 our
implementation without the bit-array predecessor matrix
was always faster than those using bit-array predecessor
matrix.
Additionally, as the input graph became more dense
(see Figure 7), there were more BFS levels and more
udpates to the predecessor matrix; this is why in Figure 7
the speed-up of our implementation without bit-array
predecessor matrix became higher than the speed-up of
our implementation with bit-array predecessor matrix as
the graph became more dense (from left to right).
H. Shi’s algorithm had large data transfer time
Although Jia’s and Sriram’s algorithm uses larger memory
than Shi’s algorithm, the latter allocates memory for each BFS
level whereas the former two (Jia’s and Sriram’s) algorithms
allocate data only once. This aspect of Shi’s algorithm adds a
significant amount of time for data transfer (data not shown)
which we did not report in timing/speed-up comparisons. The
reason was, time for memory allocation depends on many
things (e.g., PCI bus, sequence of requests, etc.) and cannot
be faithfully reproduced.
IV. CRITIQUES
In this work we tried to effectively compare various aspects
of different BC algorithms on GPU. However, our approach
can be improved by addressing the following issues.
Timing we could not accurately measure the actual time
necessary for memory allocation and copying since these calls
involve communication over PCI bus as well as invocation of
various device level procedures (for example, CUDA context
for the first CUDA call) which is hard to reproduce consis-
tently. Therefore, the time used in our comparisons is only the
kernel execution time and not the time actually experienced
by the user (i.e., the wall clock time).
Data types The default size of int is 32 bits. However,
the graphs used in this study had at most 30,000 nodes,
and therefore the node numbers could be represented using
int16. This would reduce the size of auxiliary data structures
by a factor close to 2.
Discrepancy in Shi’s algorithm The performance of Shi’s
algorithm reported in [8] could not be verified because the
auxiliary data structures for Jia’s algorithm would be too
large (according to the memory requirement discussed in
Section II-D), which undermines the study.
Device utilization We did not present an estimate of the
utilization of the device as is found on the literature: usual
FLOPS or edge traversed per second [2]. Thus it remains
unclear how much each design choice affected the utilization.
Real-world input No real world networks was used in this
study. Moreover, only scale-free networks have been used.
Thread-block size for Shi’s algorithm It would be better if
some suggestion could be made about the optimal number
of threads per block for the BFS kernel of Shi’s algorithm.
Currently, only one case (a graph with 5,000 vertices and edge
density 10) is presented. More cases with variation in the graph
size and edge density might reveal such a pattern.
Some unanswered questions There remains some unan-
swered questions. For example, the explanations for the vari-
ation in speed-ups (in Figure 6 and Figure 7) due to the
code optimization (see Section III-G) were not substantiated
with experimental evidence (e.g., counting the number of BFS
levels at each input graph). Also, in those two figures, there
were only three data points; it would be better if thre were
more data points.
V. FUTURE WORKS
We can suggest the following future works from our study:
1) Use shared variables in CUDA kernel functions of all
BC algorithms to improve performance. This might
make the code more complicated, but this aspect is worth
investigating.
2) Use different representation methods (e.g., sparse matrix
methods) for auxiliary data structures. However, these
methods must not introduce additional atomic opera-
tions.
3) Adaptively select integer data types (e.g., int32 or
int16) for auxiliary data structures by looking into
the meta-information (e.g., number of nodes) about
the network. That way the global memory requirement
would be reduced and larger input graphs would be
feasible for analysis.
4) Investigate ways to analyse large graphs that do not fit
into the global memory of a single GPU.
VI. CONCLUSIONS
In this project we implemented three algorithms for com-
puting betweenness centrality on the GPU, namely Sriram’s
algorithm [6], Jia’s algorithm [7], and Shi’s algorithm [8]. We
showed how Jia’s algorithm outperformed Sriram’s algorithm
by utilizing edge-level parallelism for exploring neighbor-
hoods. However, our results about Shi’s algorithm did not
conform to the performance reported by the authors in [8].
Moreover, we showed that making a simple code optimization
inside the BFS kernel of Shi’s algorithm yields better perfor-
mance than the original implementation.
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